External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.4.6. Frequency of Operation

Certain frequencies of operation give you the best possible latency based on the memory parameters. The memory parameters you specify through the parameter editor are converted to clock cycles and rounded up.

In most cases, the frequency and parameter combination is not optimal. If you are using a memory device that has tRCD = 15 ns and are running the interface at 1200 MHz, you get the following results:

  • For quarter-rate implementation (tCk = 3.33 ns):

    tRCD convert to clock cycle = 15/3.33 = 4.5, rounded up to 5 clock cycles or 16.65 ns.