External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.4.3.10. Debugging VREFOUT Calibration Failure11.7.4.3.10. Debugging VREFOUT Calibration Failure

  1. Ensure the address and command pins are connected correctly and that every calibrated pin has sufficient margin.
  2. Ensure that the VREFCA pins on the DDR memory component are powered up to 0.6V.