Visible to Intel only — GUID: pla1611266516872
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: pla1611266516872
Ixiasoft
2.2.1. Tile Interface Planner Terminology
Tile Interface Planner refers to the following key terminology to describe use of the tool:
Term | Description |
---|---|
Floorplan | The layout of physical resources on the device. Creating a design floorplan, or floorplanning, is the process of mapping the logical design hierarchy to physical regions in the device. Tile Interface Planner is a tile IP floorplanning tool. |
IP building block | Intel® FPGA IP cores are comprised of building blocks that combine to provide all functionality of the IP. The Design Tree view in Tile Interface Planner displays each IP's building blocks. Building blocks can be movable, fixed, or always movable types.
|
Intel® Quartus® Prime Settings File (.qsf) | Intel® Quartus® Prime software file that preserves project settings and assignments, including the placement of fixed IP building blocks and fixed tile assignments that you specify in Tile Interface Planner. |
JSON file | Intel® Quartus® Prime software internal file that preserves the most recent placement from the Logic Generation stage of the Compiler. You can load this placement when you click Update Assignments if you want the starting point for planning to include the last Logic Generation assignments. |
Legal location | Tile Interface Planner legality engine identifies the legal locations in the tile floorplan for placement of the IP or building block that you select in the Design Tree. |
Legality engine | Tile Interface Planner function that generates valid legal locations for tile placement, and places movable and always movable building blocks in the tile plan. |
Placed design element | IP or building block that you or the legality engine has assigned to a fixed or movable legal location. |
Support-Logic Generation stage |
A Compiler stage, preceding Analysis & Synthesis, that includes the Design Analysis and Logic Generation sub-stages. This stage is only present when targeting F-tile.
|
Tile plan | One or more fixed placements that you define and save in Tile Interface Planner using the (.qsf). |
Unplaced design element | IP or building blocks that are unassigned to a fixed or movable legal location. |