Visible to Intel only — GUID: mwh1410470996729
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: mwh1410470996729
Ixiasoft
1.3. A Fully Iterative Scripted Flow
The ::quartus::flow Tcl package in the Intel® Quartus® Prime Tcl API allows you to modify design constraints and recompile in an iterative flow.