Visible to Intel only — GUID: jbr1439938895418
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: jbr1439938895418
Ixiasoft
2.1.3.6. Report Cell Connectivity
Generate reports showing the connections between all cells in the interface plan.
Command | Description |
---|---|
Right-click > Report Periphery Cell Connectivity | Right-click any Cell Name in the reports to Report Periphery Cell Connectivity. The report lists the source and destination ports and type of connections to the selected cell. Right-click any cell to report all connections to the cell. |
Figure 22. Periphery Cell Connectivity Report