Visible to Intel only — GUID: jbr1439324683153
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: jbr1439324683153
Ixiasoft
2.1.3.1. Report Summary
Click Create all Summary Reports on the Reports tab to generate summary reports about periphery cells in the interface plan.
Right-click any cell type to report placed, unplaced, connectivity, or location information.
Summary Reports
Command | Description |
---|---|
Create all Summary Reports | Creates the following summary reports:
|