Visible to Intel only — GUID: jbp1612376047315
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: jbp1612376047315
Ixiasoft
2.2.3.3. Assignments Tab Controls
The Assignments tab allows you to review and enable or disable any existing placement assignments for the current tile interface planning session. Click View Assignments on the Flow control to display the Assignments tab.
You can enable or disable any placement assignments that Design Analysis finds. After you are satisfied with the status of all project assignments, click Update Plan on the Flow control to update your tile interface plan with the enabled project assignments.
Command | Description |
---|---|
Filter field | Supports creation of wildcard expressions for assignment targets. Enabled and Disabled buttons filter only enabled or disabled assignments in the list. |
Enable All Project Assignments | Enables all existing assignments for the current tile interface planning session. These assignments then become the starting point for your tile plan. |
Disable All Project Assignments | Disables all existing assignments for the current tile interface planning session. |
Clear | Clears any filter from the Assignments list. |
Plan Assignment Options | The following options are mutually exclusive:
|