Visible to Intel only — GUID: jbr1415642896813
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: jbr1415642896813
Ixiasoft
2.3. Interface Planning Revision History
This document has the following revision history:
Document Version | Intel Quartus Prime Version | Changes |
---|---|---|
2021.10.04 | 21.3 |
|
2021.06.21 | 21.2 |
|
2019.04.01 | 19.1.0 |
|
2018.05.07 | 18.0.0 |
|
2017.11.06 | 17.1.0 |
|
2016.10.31 | 16.1.0 |
|
2016.05.03 | 16.0.0 |
|
2015.11.02 | 15.1.0 |
|
2015.05.04 | 15.0.0 | Second beta release of document on Molson. Added information about the following subjects:
|
2014.12.15 | 14.1. | First beta release of document on Molson. |