Visible to Intel only — GUID: wyq1611271228794
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: wyq1611271228794
Ixiasoft
2.2.3. Tile Interface Planner GUI Reference
The Tile Interface Planner user interface includes the following controls for floorplanning your design.