Visible to Intel only — GUID: dac1709068814845
Ixiasoft
2.1. FPGA Simulation Essential Elements
2.2. Overview of Simulation Tool Flow
2.3. Simulation Tool Flow
2.4. Supported Hardware Description Languages
2.5. Supported Simulation Types
2.6. Supported Simulators
2.7. Post-Fit Simulation Support by FPGA Family
2.8. Automating Simulation with the Run Simulation Feature
2.9. Intel FPGA Simulation Basics Revision History
2.8.2.1. Specifying Required Simulation Settings for Run Simulation (Batch Mode)
2.8.2.2. Optional Simulation Settings for Run Simulation (Batch Mode)
2.8.2.3. Launching Simulation with the Run Simulation Feature
2.8.2.4. Running RTL Simulation using Run Simulation
2.8.2.5. Output Directories and Files for Run Simulation
3.1. Types of Questa* Intel® FPGA Edition Commands
3.2. Commands to Invoke Questa* Intel® FPGA Edition
3.3. Commands to Compile, Elaborate, and Simulate
3.4. Why You Should Only Use Precompiled Questa Intel FPGA Edition Libraries
3.5. Generating a msim_setup.tcl Simulation Script for RTL Simulation
3.6. Using the Qrun Flow
3.7. Performing RTL Simulation with Questa* Intel® FPGA Edition
3.8. Performing Gate-Level Simulation with Questa* Intel® FPGA Edition
3.3.1.1. Compilation Example 1: Compile File foo.sv into a Logical Library
3.3.1.2. Compilation Example 2: Compile File design1.sv to Default Library (work)
3.3.1.3. Compilation Example 3: Compile All .sv Files into Logical Library foo
3.3.1.4. Compilation Example 4: Compile File foo.sv into Work with Verilog Macro FAST Set to 1
3.3.1.5. Compilation Example 5: File my_pkg.sv Defines SystemVerilog Package my_pkg and File foo.sv Imports my_pkg
3.3.1.6. Compilation Example 6: File my_pkg.sv Defines Systemverilog Package my_pkg and File foo.sv Imports my_pkg
3.3.4.1. Simulation Example 1: Run Simulation Until the End, while Capturing Waveforms of All Top-Level Signals in the Testbench
3.3.4.2. Simulation Example 2: Run Simulation for 30 Milliseconds, while Capturing Waveforms of All Top-Level Signals in the Hierarchy
3.3.4.3. Simulation Example 3: Run Simulation Until the End, while Capturing Waveforms of Top-Level Design Instance
3.8.1. Post-Synthesis and Post-Fit Netlists for Simulation
3.8.2. Files Required for Gate-Level Simulation
3.8.3. Step 1: Generate Gate-Level Netlists for Simulation
3.8.4. Step 2: Identify Simulation Files and Compilation Options for Gate-Level Simulation
3.8.5. Step 3: Determine Elaboration Options for Gate-Level Simulation
3.8.6. Step 4: Assemble and Run the Gate-Level Simulation Script
Visible to Intel only — GUID: dac1709068814845
Ixiasoft
2.8.1.4. More EDA Netlist Writer Settings (EDA Tool Settings Page)
The More EDA Netlist Writer Settings dialog box allows you to specify settings that control how the Compiler generates and formats the gate-level netlist for gate-level simulation. These setting do not apply to RTL simulation.
Click Assignments > Settings > EDA Tool Settings > Simulation > More EDA Netlist Writer Settings to specify any of the following additional options.
Name | Setting | Description |
---|---|---|
Architecture name in VHDL output netlist | structure | Specify the name of the architecture in the generated VHDL simulation netlist. |
Bring out device-wide set/reset signals as ports | Off (Default) On |
Add the devpor, devclrn, and devoe signals in the design as input ports in the top-level design hierarchy in the Verilog or VHDL simulation netlist for the project. |
Do not write top level VHDL entity | Off (Default) On |
Do not write top-level entity in VHDL Output File (.vho). |
Flatten busses into individual nodes | Off (Default) On |
Flattens all busses when creating the VHDL Output File (.vho). Turn on this option if your third-party EDA environment does not support buses. |
Force Gate Level Simulation Registers to initialize to X (don’t care) and propagate X | Off (Default) On |
Modifies output gate level simulation netlist to force all registers to initialize to X (don’t care) and propagate X. |
Generate Power Estimate Scripts | Off (Default) On |
Write scripts for simulation tool to generate .vcd file for outputs for power estimation. |
Truncate long hierarchy paths | Off (Default) On |
Truncate hierarchical node names to 80 characters. |