Questa* Intel® FPGA Edition Simulation User Guide

ID 730191
Date 4/01/2024
Public
Document Table of Contents

2.8.1.4. More EDA Netlist Writer Settings (EDA Tool Settings Page)

The More EDA Netlist Writer Settings dialog box allows you to specify settings that control how the Compiler generates and formats the gate-level netlist for gate-level simulation. These setting do not apply to RTL simulation.

Click Assignments > Settings > EDA Tool Settings > Simulation > More EDA Netlist Writer Settings to specify any of the following additional options.

Table 14.  More EDA Netlist Writer Settings (EDA Tool Settings Page)
Name Setting Description
Architecture name in VHDL output netlist structure Specify the name of the architecture in the generated VHDL simulation netlist.
Bring out device-wide set/reset signals as ports

Off (Default)

On

Add the devpor, devclrn, and devoe signals in the design as input ports in the top-level design hierarchy in the Verilog or VHDL simulation netlist for the project.
Do not write top level VHDL entity

Off (Default)

On

Do not write top-level entity in VHDL Output File (.vho).
Flatten busses into individual nodes

Off (Default)

On

Flattens all busses when creating the VHDL Output File (.vho). Turn on this option if your third-party EDA environment does not support buses.
Force Gate Level Simulation Registers to initialize to X (don’t care) and propagate X

Off (Default)

On

Modifies output gate level simulation netlist to force all registers to initialize to X (don’t care) and propagate X.
Generate Power Estimate Scripts

Off (Default)

On

Write scripts for simulation tool to generate .vcd file for outputs for power estimation.

Truncate long hierarchy paths

Off (Default)

On

Truncate hierarchical node names to 80 characters.