Visible to Intel only — GUID: mkv1646299738892
Ixiasoft
1. Agilex™ 7 F-Series and I-Series LVDS SERDES Overview
2. Agilex™ 7 F-Series and I-Series LVDS SERDES Architecture
3. Agilex™ 7 F-Series and I-Series LVDS SERDES Transmitter
4. Agilex™ 7 F-Series and I-Series LVDS SERDES Receiver
5. Agilex™ 7 F-Series and I-Series High-Speed LVDS I/O Implementation Guide
6. Agilex™ 7 F-Series and I-Series LVDS SERDES Timing
7. LVDS SERDES Intel® FPGA IP Design Examples
8. Agilex™ 7 F-Series and I-Series LVDS SERDES Design Guidelines
9. Agilex™ 7 F-Series and I-Series LVDS SERDES Troubleshooting Guidelines
10. Documentation Related to the Agilex™ 7 LVDS SERDES User Guide: F-Series and I-Series
11. Document Revision History for the Agilex™ 7 LVDS SERDES User Guide: F-Series and I-Series
Visible to Intel only — GUID: mkv1646299738892
Ixiasoft
9. Agilex™ 7 F-Series and I-Series LVDS SERDES Troubleshooting Guidelines
These debug guidelines are initial debug actions and do not necessarily resolve the failures in your designs.
Failure Symptoms | Recommended Debug Actions |
---|---|
pll_locked signal is unable to assert |
|
rx_dpa_locked signal is unable to assert |
|
Random bit error occurs at LVDS SERDES receiver parallel data out bus |
|
LVDS SERDES receiver parallel data out is not matching a training pattern |
Assert the rx_bitslip_ctrl signal for one clock cycle to add bit latency to the received bitstream. Continue to assert the signal until you see the expected pattern at the rx_out bus. |
The rx_bitslip_max signal asserts before it reaches the bit slip rollover value |
|