Visible to Intel only — GUID: voi1548133236319
Ixiasoft
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel® Cyclone® 10 LP Device Design Guidelines
Visible to Intel only — GUID: voi1548133236319
Ixiasoft
PLLs and Clock Routing
Number | Done? | Checklist Item |
---|---|---|
1 | Verify the number of PLLs and clock resources. |
Verify that your chosen device density package combination includes enough PLLs and clock routing resources for your design.