Visible to Intel only — GUID: gbd1548321779597
Ixiasoft
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel® Cyclone® 10 LP Device Design Guidelines
Visible to Intel only — GUID: gbd1548321779597
Ixiasoft
Early System and Board Planning
System information related to the FPGA should be planned early in the design process, before designers have completed the design in the Intel® Quartus® Prime Standard Edition software. Early planning allows the FPGA team to provide early information to PCB board and system designers.