Visible to Intel only — GUID: bbm1548262040838
Ixiasoft
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel® Cyclone® 10 LP Device Design Guidelines
Visible to Intel only — GUID: bbm1548262040838
Ixiasoft
Memory Power Reduction
Number | Done? | Checklist Item |
---|---|---|
1 | Reduce the number of memory clocking events. |
Reduce the number of memory clocking events to reduce memory power consumption. You can use clock gating or the clock enable signals in the memory ports.