Visible to Intel only — GUID: kqm1490923434192
Ixiasoft
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel® Cyclone® 10 LP Device Design Guidelines
Visible to Intel only — GUID: kqm1490923434192
Ixiasoft
Document Revision History for Intel® Cyclone® 10 LP Device Design Guidelines
Document Version | Changes |
---|---|
2019.03.28 | Removed the information about on-die decoupling capacitors from the Decoupling Capacitors section. Intel® Cyclone® 10 LP devices do not have on-die decoupling capacitors. |
2019.01.25 |
|
Date | Version | Changes |
---|---|---|
May 2017 | 2017.05.08 | Initial release. |