Visible to Intel only — GUID: rze1548144449230
Ixiasoft
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel® Cyclone® 10 LP Device Design Guidelines
Visible to Intel only — GUID: rze1548144449230
Ixiasoft
Board-related Intel® Quartus® Prime Settings
Number | Done? | Checklist Item |
---|---|---|
1 | Set the settings for the FPGA I/O pins correctly and plan for the functionality during board design. |
The Intel® Quartus® Prime Standard Edition software provides options for the FPGA I/O pins that you should consider during board design. Ensure that these options are set correctly when the Intel® Quartus® Prime project is created, and plan for the functionality during board design.