Intel FPGA Integer Arithmetic IP Cores User Guide

ID 683490
Date 10/05/2020
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: sam1395330214911

Ixiasoft

Document Table of Contents

13.3. VHDL Component Declaration

The VHDL component declaration is located in the VHDL Design File (.vhd) altera_mf_components.vhd in the < Intel® Quartus® Prime installation directory>\libraries\vhdl\altera_mf directory.

component altsqrt generic ( lpm_hint:string := "UNUSED"; lpm_type:string := "altsqrt"; pipeline:natural := 0; q_port_width:natural := 1; r_port_width:natural := 1; width:natural); port( aclr:in std_logic := '0'; clk:in std_logic := '1'; ena:in std_logic := '1'; q:out std_logic_vector(Q_PORT_WIDTH-1 downto 0); radical:in std_logic_vector(WIDTH-1 downto 0); remainder:out std_logic_vector(R_PORT_WIDTH-1 downto 0)); end component;