Visible to Intel only — GUID: sam1395330266076
Ixiasoft
1. Intel FPGA Integer Arithmetic IP Cores
2. LPM_COUNTER (Counter) IP Core
3. LPM_DIVIDE (Divider) Intel FPGA IP Core
4. LPM_MULT (Multiplier) IP Core
5. LPM_ADD_SUB (Adder/Subtractor)
6. LPM_COMPARE (Comparator)
7. ALTECC (Error Correction Code: Encoder/Decoder) IP Core
8. Intel FPGA Multiply Adder IP Core
9. ALTMEMMULT (Memory-based Constant Coefficient Multiplier) IP Core
10. ALTMULT_ACCUM (Multiply-Accumulate) IP Core
11. ALTMULT_ADD (Multiply-Adder) IP Core
12. ALTMULT_COMPLEX (Complex Multiplier) IP Core
13. ALTSQRT (Integer Square Root) IP Core
14. PARALLEL_ADD (Parallel Adder) IP Core
15. Integer Arithmetic IP Cores User Guide Document Archives
16. Document Revision History for Intel FPGA Integer Arithmetic IP Cores User Guide
7.1. ALTECC Encoder Features
7.2. Verilog HDL Prototype (ALTECC_ENCODER)
7.3. Verilog HDL Prototype (ALTECC_DECODER)
7.4. VHDL Component Declaration (ALTECC_ENCODER)
7.5. VHDL Component Declaration (ALTECC_DECODER)
7.6. VHDL LIBRARY_USE Declaration
7.7. Encoder Ports
7.8. Decoder Ports
7.9. Encoder Parameters
7.10. Decoder Parameters
Visible to Intel only — GUID: sam1395330266076
Ixiasoft
14.6. Parameters
The following table lists the parameters for the PARALLEL_ADD IP core.
Parameter Name | Type | Required | Description |
---|---|---|---|
WIDTH | Integer | Yes | Specifies the width of the data[] input port. |
SIZE | Integer | Yes | Specifies the number of inputs to add. |
WIDTHR | Integer | Yes | Specifies the width of the result[] output port. |
SHIFT | Integer | Yes | Specifies the relative shift of the data vectors. |
NEW_SUBTRACT | String | No | Specifies whether to add or subtract the most significant input word bit. Values are NO or YES. If omitted, the default value is NO. |
REPRESENTATION | String | No | Specifies whether the input is signed or unsigned. Values are UNSIGNED or SIGNED. If omitted, the default value is UNSIGNED. |
PIPELINE | Integer | No | Specifies the value, in clock cycles, of the output latency. |
RESULT_ALIGNMENT | String | No | Specifies the alignment of the result port. Values are MSB or LSB. If omitted, the default value is LSB. |
INTENDED_DEVICE_FAMILY | String | No | This parameter is used for modeling and behavioral simulation purposes. The parameter editor calculates this value. |
LPM_HINT | String | No | When you instantiate a library of parameterized modules (LPM) function in a VHDL Design File (.vhd), you must use the LPM_HINT parameter to specify an Intel® -specific parameter. For example: LPM_HINT = "CHAIN_SIZE = 8, ONE_INPUT_IS_CONSTANT = YES" The default value is UNUSED. |
LPM_TYPE | String | No | Identifies the library of parameterized modules (LPM) entity name in VHDL design files. |