Visible to Intel only — GUID: irj1615282098361
Ixiasoft
1.1. Release Information
1.2. Device Family Support
1.3. Parameters
1.4. Mailbox Client Intel® FPGA IP Core Interface Signals
1.5. Mailbox Client Intel FPGA IP Avalon® Memory-Mapped Interface
1.6. Commands and Responses
1.7. Specifying the Command and Response FIFO Depths
1.8. Enabling Cryptographic Services
1.9. Using the Mailbox Client Intel® FPGA IP
1.10. Accessing Quad SPI Flash Mailbox Client Intel FPGA IP Core Use Case Examples
1.11. Nios® II and Nios® V Processors HAL Driver
1.12. Mailbox Client Intel FPGA IP User Guide Archives
1.13. Document Revision History for the Mailbox Client Intel® FPGA IP User Guide
Visible to Intel only — GUID: irj1615282098361
Ixiasoft
1.11. Nios® II and Nios® V Processors HAL Driver
This sectio descibes the HAL dive fo the Mailbox Cliet Itel® FPGA IP coe. Itel povides HAL system libay dives that eable you to pefom mailbox cliet opeatios usig the HAL API fuctios ad Nios® pocessos. The opeatios alog with thei desciptios ae listed i the followig topics: