F-Tile PMA and FEC Direct PHY Multirate Intel® FPGA IP User Guide

ID 720998
Date 12/19/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.1.1. Controlling the Reconfiguration Soft CSR with Fractures

This section provides examples on how to control and read the fracture registers for different Reconfiguration subset settings available in the Reconfiguration group: 100G-4 Reconfigurable. The maximum fracture count is four, and maximum PMA lane count is four.
Figure 19. Reconfiguration Subset: 100G-4, Fracture Count = 1
Figure 20. Controlling the Fracture for Reconfiguration Subset: 100G-4 and Fracture Count=1
Figure 21. Reconfiguration Subset: 50G-2, Fracture Count = 2
Figure 22. Controlling the Fracture for Reconfiguration Subset: 50G-2 and Fracture Count=2
Figure 23. Reconfiguration Subset: 25G-1, Fracture Count = 4
Figure 24. Controlling the Fracture for Reconfiguration Subset: 25G-1, Fracture Count = 4
Note: Refer to F-Tile PMA/FEC Direct PHY Intel FPGA IP Register Map for more information and details about soft CSR registers.