Visible to Intel only — GUID: lgt1717988201204
Ixiasoft
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide
2. Quick Start Guide
3. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example
4. Interface Signals Description
5. Configuration Registers Description
6. F-Tile Low Latency Ethernet 10G MAC Intel FPGA IP Design Example User Guide Archives
7. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide
Visible to Intel only — GUID: lgt1717988201204
Ixiasoft
3.3.3.1.2. Run-time Reset Sequence—RX
Figure 12. Run-time Reset Sequence—RX
The figure above illustrates the following run-time RX reset sequence:
- Assert i_rx_rst_n.
- o_rx_pcs_ready deasserts, indicating that the RX datapath is no longer operational.
- rx_block_lock deasserts.
- o_rx_rst_ack_n asserts, indicating that the RX datapath is fully in reset.
- You then deassert i_rx_rst_n to bring RX out of reset.
- o_rx_pcs_ready asserts.