F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide

ID 720987
Date 7/08/2024
Public
Document Table of Contents

2.4.2. Hardware Setup

Figure 5. Block Diagram of the Hardware Setup