F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide

Download PDF
ID 720987
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide 2. Quick Start Guide 3. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example 4. Interface Signals Description 5. Configuration Registers Description 6. F-Tile Low Latency Ethernet 10G MAC Intel FPGA IP Design Example User Guide Archives 7. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide
2. Quick Start Guide x
2.1. Directory Structure 2.2. Generating the Design 2.3. Compiling and Simulating the Design 2.4. Compiling and Testing the Design in Hardware 2.5. Signal Tap Debugging
2.2. Generating the Design x
2.2.1. Procedure 2.2.2. Design Example Parameters
2.3. Compiling and Simulating the Design x
2.3.1. Procedure 2.3.2. Testbench
2.4. Compiling and Testing the Design in Hardware x
2.4.1. Procedure 2.4.2. Hardware Setup
2.5. Signal Tap Debugging x
2.5.1. Signal Tap Debug Signals
3. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example x
3.1. Features 3.2. Hardware and Software Requirements 3.3. Functional Description 3.4. Simulation 3.5. Hardware Testing 3.6. Interface Signals 3.7. Configuration Registers
3.3. Functional Description x
3.3.1. Design Components 3.3.2. Clocking Scheme 3.3.3. Reset Scheme
3.3.3. Reset Scheme x
3.3.3.1. Reset Sequence
3.3.3.1. Reset Sequence x
3.3.3.1.1. Run-time Reset Sequence—TX 3.3.3.1.2. Run-time Reset Sequence—RX 3.3.3.1.3. Run-time Reset Sequence—TX + RX
3.4. Simulation x
3.4.1. Test Case—Design Example with the IEEE 1588v2 Feature 3.4.2. Test Case—Design Example without the IEEE 1588v2 Feature
3.5. Hardware Testing x
3.5.1. Test Procedure 3.5.2. Design Constraints
4. Interface Signals Description x
4.1. Clock and Reset Interface Signals 4.2. Avalon® Memory-Mapped Interface Signals 4.3. Avalon® Streaming Interface Signals 4.4. PHY Interface Signals 4.5. Status Interface 4.6. IEEE 1588v2 Timestamp Interface Signals 4.7. Packet Classifier Interface Signals 4.8. TOD Interface Signals
5. Configuration Registers Description x
5.1. Register Access Definition 5.2. Low Latency Ethernet 10G MAC 5.3. PHY 5.4. TOD
5.3. PHY x
5.3.1. 1G/2.5G/5G/10G Multirate PHY
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide
2. Quick Start Guide
3. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example
4. Interface Signals Description
5. Configuration Registers Description
6. F-Tile Low Latency Ethernet 10G MAC Intel FPGA IP Design Example User Guide Archives
7. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide

2.3.1. Procedure

You can compile and simulate the design by running a simulation script from the command prompt.
  1. Navigate to the LL10G_10G_USXGMII folder in your design example: cd <your_design_path>/LL10G_10G_USXGMII.
    Note: For designs with IEEE 1588v2 enabled, navigate to LL10G_10G_USXGMII_1588v2 folder: cd <your_design_path>/LL10G_10G_USXGMII_1588v2.
  2. Run the following command: quartus_tlg altera_eth_top.
  3. Copy the altera_eth_top_*_.mif file to the following directory: cp <your_design_path>/LL10G_10G_USXGMII/support_logic/altera_eth_top__*_*.mif simulation/ed_sim/setup_scripts/.
  4. Navigate to the sim directory: cd simulation/ed_sim/setup_sripts/.
  5. Run the following command: ip-setup-simulation -quartus-project=../../../altera_eth_top.qpf
  6. At the command prompt, change the working directory to <Example Design>\simulation\ed_sim\<Simulator> .
  7. Run the following simulation scripts.
    Simulator Working Directory Command
    ModelSim* <Example Design>/simulation/ed_sim/mentor vsim -do altera_tb_run.tcl
    VCS* <Example Design>/simulation/ed_sim/synopsys/vcs sh altera_tb_run.sh
    Xcelium* <Example Design>/simulation/ed_sim/xcelium sh altera_tb_run.sh
A successful simulation ends with the following message: 
Simulation passed.
After successful completion, you can analyze the results.
Level Two Title