Visible to Intel only — GUID: kph1614958095008
Ixiasoft
Visible to Intel only — GUID: kph1614958095008
Ixiasoft
3.9. Bonding Implementation
PMA Bonding
PMA bonding is the bonding of streams to and from the PMA channels. For example, on an Ethernet 112G PMA that requires four streams to form a channel, both the TX and RX directions have PMA bonding.
System Bonding
System bonding is the bonding of lanes into a single link. For example, in 400GbE Ethernet, which uses 112G PMAs, each PMA takes four streams. The four streams per PMA are bonded. In turn, these four PMA/stream groupings are all bonded together. Consequently, this 400GbE interface example requires 16 streams. These streams are all bonded together through system bonding.
Enabling Bonding in the Parameter Editor
In F-tile, you enable bonding with the Number of PMA Lanes and PMA width parameters in the Common Datapath Options group box in the parameter editor.
The Intel® Quartus® Prime software implements bonding automatically, according to your specifications for Number of PMA Lanes and PMA width parameters. The following table illustrates the parameter settings needed to achieve PMA or system bonding:
Bonding Implementation | Number of PMA Lanes | PMA Width |
---|---|---|
No Bonding | = 1 | =< 32-bit |
PMA Bonding | = 1 | 64, 128 |
System Bonding | > 1 | =< 32-bit |
System and PMA Bonding | > 1 | 64, 128 |
When system bonding is enabled and the Datapath clocking mode is set to PMA, select Bond Clock for the Selected tx_clkout clock source parameter in the TX Clock Options group box.
Similarly, when bonding is enabled and the Datapath clocking mode is set to PMA, select Bond Clock for the Selected rx_clkout clock source parameter in the RX Clock Options group box.
By selecting Bond Clock for the Selected tx_clkout clock source and Selected rx_clkout clock source parameters, you ensure that the primary stream of the bonded group drives the tx_clkout and rx_clkout sources.
When bonding is enabled and the Datapath clocking mode is set to System PLL, select either Sys PLL Clock or Sys PLL Clock Div2 for the Selected tx_clkout clock source and Selected rx_clkout clock source parameters, respectively.