Visible to Intel only — GUID: nsn1525713049873
Ixiasoft
1. Introduction
2. Necessity of Error Correction
3. FEC Selection
4. FEC in Intel® Stratix® 10 H-Tile Devices
5. FEC in Intel® Stratix® 10 E-Tile Devices
6. FEC Implementation Using the E-Tile Channel Placement Tool
7. FEC in Practical Application
8. Hardware Results
9. Document Revision History for AN 846: Intel® Stratix® 10 Forward Error Correction
Visible to Intel only — GUID: nsn1525713049873
Ixiasoft
5.6.3. Lane Re-order
PCS lanes can be received on different lanes of the service interface from which they were originally transmitted due to skew between lanes and multiplexing by the PMA.
The RS-FEC transmit function orders the PCS lanes according to the PCS lane number.