Visible to Intel only — GUID: uae1525471825498
Ixiasoft
1. Introduction
2. Necessity of Error Correction
3. FEC Selection
4. FEC in Intel® Stratix® 10 H-Tile Devices
5. FEC in Intel® Stratix® 10 E-Tile Devices
6. FEC Implementation Using the E-Tile Channel Placement Tool
7. FEC in Practical Application
8. Hardware Results
9. Document Revision History for AN 846: Intel® Stratix® 10 Forward Error Correction
Visible to Intel only — GUID: uae1525471825498
Ixiasoft
5.2. 100GBASE-KR4
The 100GBASE-KR4 specification is defined in Clauses 74 and 91 of IEEE802.3bj.
100GBASE-KR4 is a non-binary code (528, 514, 7, 10). 100GBASE-KR4 features:
- 514 data symbols per codeword
- 528 data plus parity symbols per codeword
- Codeword size = 10 * 528 = 5280 bits
- Correcting capability up to seven symbols within a codeword
- 5 to 5.5 dB gain
- NRZ modulation
- 25.78125 Gbps bit rate
- BER of 10-12 or better (after FEC correction)
Figure 16. 100GBASE-KR4 OSI Model