Stratix® 10 SX SoC Development Kit User Guide

ID 683303
Date 6/06/2024
Public
Document Table of Contents

5.3.10. The Clock Control

The Clock Control application sets the three programmable oscillators to any frequency between 10 MHz and 810 MHz. The frequencies support eight digits of precision to the right of the decimal point.

The Clock Control communicates with the MAX® 10 device on the board through the JTAG bus. The programmable oscillators are connected to the MAX® 10 device through a 2-wire serial bus.

Figure 44. Clock Control

The Si5338 tab and Si5341 tab displays the same GUI controls for each clock generators. Each tab allows for separate control. The Si5338 is capable of synthesizing four independent user-programmble clock frequencies up t0 350 MHz and select frequencies up to 710 MHz.

F_vco

Displays the generating signal value of the voltage-controlled oscillator.

Registers

Display the current frequency of the clock.

Frequency (MHz)

Allows you to specify the frequency of the clock.

Default

Sets the frequency for the oscillator associated with the active tab back to its default value. The default is restored by power cycling the board.

Read

Reads the current frequency setting for the oscillator associated with the active tab.

Set

Sets the programmable oscillator frequency for the selected clock to the value in the CLK0 to CLK3 controls for each Si5338. Frequency changes might take several milliseconds to take effect. You might see glitches on the clock during this time. Altera recommends resetting the FPGA logic after changing frequencies.