Visible to Intel only — GUID: lro1424311442722
Ixiasoft
1.1. Introduction
1.2. Bare Metal Overview
1.3. Prerequisites for the Bare Metal Development Environment
1.4. Bare Metal Compiler
1.5. Bare Metal Development Flow
1.6. Using DS-5 AE to Create and Manage Bare Metal Projects
1.7. Importing, Building and Debugging in a Make-Based Example
1.8. DS-5 ARM HWLIBs Project Derived from Make-Based Project
1.9. Minimal Preloader
1.10. Appendix: Troubleshooting
Visible to Intel only — GUID: lro1424311442722
Ixiasoft
1.6.3. Modify Project to Run from SDRAM Instead of On-Chip RAM
After completing the process of creating a simple "Hello World" application and downloading and debugging it in on-chip RAM of the Altera SoC, the next step is to configure the same project to run in SDRAM instead of on-chip RAM.
To use any SDRAM, the SDRAM controller needs to be configured. This is done by loading and running the Preloader.
For more information about loading and running the Preloader, refer to the "Preloader" section.
Related Information