Visible to Intel only — GUID: lro1424375407940
Ixiasoft
1.1. Introduction
1.2. Bare Metal Overview
1.3. Prerequisites for the Bare Metal Development Environment
1.4. Bare Metal Compiler
1.5. Bare Metal Development Flow
1.6. Using DS-5 AE to Create and Manage Bare Metal Projects
1.7. Importing, Building and Debugging in a Make-Based Example
1.8. DS-5 ARM HWLIBs Project Derived from Make-Based Project
1.9. Minimal Preloader
1.10. Appendix: Troubleshooting
Visible to Intel only — GUID: lro1424375407940
Ixiasoft
1.7. Importing, Building and Debugging in a Make-Based Example
The import, build and debug of the Altera SoC EDS Make-based example covers importing and debugging an example included with the Altera SoC EDS tools into the ARM DS-5 environment.
The Make-based example that is included in the following sections, loads the Golden Hardware Reference Design (GHRD) FPGA image on Cyclone V SoC Development Kit and blinks LEDs to test that the HPS can control peripherals in the FPGA fabric. This example compiles using the ARM compiler.