Visible to Intel only — GUID: lro1424383009212
Ixiasoft
1.1. Introduction
1.2. Bare Metal Overview
1.3. Prerequisites for the Bare Metal Development Environment
1.4. Bare Metal Compiler
1.5. Bare Metal Development Flow
1.6. Using DS-5 AE to Create and Manage Bare Metal Projects
1.7. Importing, Building and Debugging in a Make-Based Example
1.8. DS-5 ARM HWLIBs Project Derived from Make-Based Project
1.9. Minimal Preloader
1.10. Appendix: Troubleshooting
Visible to Intel only — GUID: lro1424383009212
Ixiasoft
1.8.1.1. Copy Files
Make sure the HWLibs FPGA ARMCC project has been imported and compiled successfully before you proceed. The compiled project creates the FPGA object code file, previously, auto generated using the makefile.
Copy all C code (files with a .c extension), alt_interrupt_armcc.s, the scatter file and the FPGA object code (soc_system_dc.o) from the Altera SoC EDS example project.
- Select the files, right-click and click Copy.
Figure 54. Files to Copy from the SoC EDS Example Project
- Right-click the new project (armcc_fpga_managed_make) and select Paste.
All of the files shown in the image should have been copied into the new project.
The C code is built and linked with the FPGA object file, automatically, after setting up the build system in the next section.