Visible to Intel only — GUID: lro1424285900206
Ixiasoft
1.1. Introduction
1.2. Bare Metal Overview
1.3. Prerequisites for the Bare Metal Development Environment
1.4. Bare Metal Compiler
1.5. Bare Metal Development Flow
1.6. Using DS-5 AE to Create and Manage Bare Metal Projects
1.7. Importing, Building and Debugging in a Make-Based Example
1.8. DS-5 ARM HWLIBs Project Derived from Make-Based Project
1.9. Minimal Preloader
1.10. Appendix: Troubleshooting
Visible to Intel only — GUID: lro1424285900206
Ixiasoft
1.5. Bare Metal Development Flow
Developing SoC based Bare Metal applications involve dependencies from the FPGA generated design tools and use of the Altera SoC EDS packaged tools for building and debugging the application.
A typical Bare Metal Development flow is shown below:
Figure 5. Typical Bare Metal Flow