Visible to Intel only — GUID: lro1424383632939
Ixiasoft
1.1. Introduction
1.2. Bare Metal Overview
1.3. Prerequisites for the Bare Metal Development Environment
1.4. Bare Metal Compiler
1.5. Bare Metal Development Flow
1.6. Using DS-5 AE to Create and Manage Bare Metal Projects
1.7. Importing, Building and Debugging in a Make-Based Example
1.8. DS-5 ARM HWLIBs Project Derived from Make-Based Project
1.9. Minimal Preloader
1.10. Appendix: Troubleshooting
Visible to Intel only — GUID: lro1424383632939
Ixiasoft
1.8.1.2.1. ARM C Compiler Settings
- In "Target", set Target CPU" to "Cortex-A9" and check the "Disable unaligned accesses" box.
Figure 56. ARMCC Target Settings
- Add the preprocessor macro “ALT_FPGA_ENABLE_DMA_SUPPORT=1” to ensure that the code responsible for configuring the FPGA uses the DMA in the HPS.
Figure 57. ARMCC Preprocessor Settings
- Add the preprocessor macro "soc_cv_av" to set the Cyclone V device family.
- Select the next category down (“Includes”) and click the “+” button to the right to add the include paths to Build Settings.
Figure 58. ARMCC Include Path Settings
- Select “Source Language” and set “Source language mode” to “-c99”.
Figure 59. ARMCC Source Language Settings
Leave "Optimizations", “Debugging”, “Warnings and Errors”, and “Miscellaneous” settings to default values.