Visible to Intel only — GUID: lro1424282419436
Ixiasoft
1.1. Introduction
1.2. Bare Metal Overview
1.3. Prerequisites for the Bare Metal Development Environment
1.4. Bare Metal Compiler
1.5. Bare Metal Development Flow
1.6. Using DS-5 AE to Create and Manage Bare Metal Projects
1.7. Importing, Building and Debugging in a Make-Based Example
1.8. DS-5 ARM HWLIBs Project Derived from Make-Based Project
1.9. Minimal Preloader
1.10. Appendix: Troubleshooting
Visible to Intel only — GUID: lro1424282419436
Ixiasoft
1.9.1. Minimal Preloader Example Project
The Minimal Preloader (MPL) project provided in the Altera SoC EDS is a non-GPL Preloader that uses the Altera SoC EDS HWLIBs . To build the MPL, either the ARM Compiler Toolchain or the GCC must be greater than v14.1.
Import the MPL project by using the steps in the "Importing an Existing Bare Metal Project into DS-5" chapter.
- Go to File > Import and select General > Existing Projects into Workspace.
Figure 68. Import Existing Projects
- Select the Altera-SoCFPGA-HardwareLib-MPL.tar project from the <SoC EDS installation path>\embedded\examples\software and then click Finish to import the project.
Figure 69. Import MPL Project File
- From the Project Explorer tab, verify all project files are present.
Figure 70. MPL Project File List
For more information about building and debugging, refer to the "Importing, Building and Debugging in a Make-Based Example" section.
Related Information