Arria® 10 FPGA Development Kit User Guide

Download PDF
ID 683526
Date 5/15/2024
Public
Document Table of Contents
Document Table of Contents x
1. Arria® 10 FPGA Development Kit Overview 2. Getting Started 3. Development Board Setup 4. Board Test System 5. Board Update Portal 6. Board Components A. Additional Information
1. Arria® 10 FPGA Development Kit Overview x
1.1. General Description 1.2. Recommended Operating Conditions 1.3. Handling the Board
2. Getting Started x
2.1. Installing the Subscription Edition Software 2.2. Development Kit Package 2.3. Installing the Intel® FPGA Download Cable Driver
2.1. Installing the Subscription Edition Software x
2.1.1. Activating Your License
3. Development Board Setup x
3.1. Applying Power to the Board 3.2. Default Switch and Jumper Settings 3.3. Default Switch and Resistor Settings 3.4. Factory Reset
4. Board Test System x
4.1. Preparing the Board 4.2. Running the Board Test System 4.3. Version Selector 4.4. Using the Board Test System
4.4. Using the Board Test System x
4.4.1. Using the Configure Menu 4.4.2. The System Info Tab 4.4.3. The GPIO Tab 4.4.4. The Flash Tab 4.4.5. The XCVR Tab 4.4.6. The PCIe® Tab 4.4.7. The FMC A Tab 4.4.8. The FMC B Tab 4.4.9. The DDR3 Tab 4.4.10. The DDR4 Tab 4.4.11. The Power Monitor 4.4.12. The Clock Controller
5. Board Update Portal x
5.1. Connecting to the Board Update Portal Web Page
5.1. Connecting to the Board Update Portal Web Page x
5.1.1. Using the Board Update Portal to Update User Designs
6. Board Components x
6.1. Board Overview 6.2. MAX V CPLD System Controller 6.3. FPGA Configuration 6.4. Status Elements 6.5. User Input/Output 6.6. Clock Circuitry 6.7. Components and Interfaces 6.8. Memory 6.9. Board Power Supply 6.10. Daughtercards
6.3. FPGA Configuration x
6.3.1. Configuring the FPGA Using Programmer
6.5. User Input/Output x
6.5.1. User-Defined Push Buttons 6.5.2. User-Defined DIP Switch 6.5.3. User-Defined LEDs 6.5.4. Character LCD 6.5.5. DisplayPort 6.5.6. SDI Video Input/Output Ports
6.6. Clock Circuitry x
6.6.1. On-Board Oscillators 6.6.2. Off-Board Clock I/O
6.7. Components and Interfaces x
6.7.1. PCI Express 6.7.2. 10/100/1000 Ethernet PHY 6.7.3. HiLo External Memory Interface 6.7.4. FMC 6.7.5. QSFP 6.7.6. SFP+ 6.7.7. I2C
6.8. Memory x
6.8.1. Flash 6.8.2. Programming the Flash Using Quartus® Prime Programmer
6.9. Board Power Supply x
6.9.1. Power Distribution System 6.9.2. Power Measurement
6.10. Daughtercards x
6.10.1. External Memory Interface
6.10.1. External Memory Interface x
6.10.1.1. DDR3L 6.10.1.2. DDR4 6.10.1.3. RLDRAM 3 6.10.1.4. QDR-IV 6.10.1.5. FMC Loopback Card
6.10.1.5. FMC Loopback Card x
6.10.1.5.1. High Pin Count (HBC) 6.10.1.5.2. Low Pin Count (LPC)
A. Additional Information x
A.1. Document Revision History for the Arria® 10 FPGA Development Kit User Guide A.2. Compliance and Conformity Statements
A.2. Compliance and Conformity Statements x
A.2.1. CE EMI Conformity Caution
1. Arria® 10 FPGA Development Kit Overview
2. Getting Started
3. Development Board Setup
4. Board Test System
5. Board Update Portal
6. Board Components
A. Additional Information

6.6.1. On-Board Oscillators

Figure 32.  Arria® 10 GX FPGA Kit Board Clock Inputs and Default Frequencies
Table 28.  On-Board Oscillators
Source Schematic Signal Name Frequency I/O Standard Arria® 10 FPGA Pin Number Application
U14 REFCLK_SMA_P 302.083333 MHz 1.8 V LVDS N37 Transceiver reference clocks Bank-1H
REFCLK_SMA_N 1.8 V LVDS N38
REFCLK_FMCB_P 625 MHz 1.8 V LVDS AA8 FMC B reference clocks
REFCLK_FMCB_N 1.8 V LVDS AA7
REFCLK_FMCA_P 625 MHz 1.8 V LVDS AN8 FMC A reference clocks
REFCLK_FMCA_N 1.8 V LVDS AN7
PCIE_OB_REFCLK_P 100 MHz 1.8 V LVDS AN37 PCIE reference clocks
PCIE_OB_REFCLK_N 1.8 V LVDS AN38
U26 CLK_EMI_P 133.33 MHz 1.8 V LVDS F34 EMI reference clocks
CLK_EMI_N 1.8 V LVDS F35
REFCLK_QSFP_P 644.53125 MHz 1.8 V LVDS R37 QSFP reference clocks
REFCLK_QSFP_N 1.8 V LVDS R38
REFCLK_SFP_P 644.53125 MHz 1.8 V LVDS AA37 SFP reference clocks
REFCLK_SFP_N 1.8 V LVDS AA38
REFCLK_DP_P 270 MHz 1.8 V LVDS AC37 Display port (DP) reference clocks
REFCLK_DP_N 1.8 V LVDS AC38
X1 REFCLK_SDI_P 148.35 MHz 1.8 V LVDS L37 SDI reference clocks
REFCLK_SDI_N 1.8 V LVDS L38
X2 CLK_125_P 125 MHz 1.8 V LVDS BD24 125 MHz reference clocks for Arria® 10 FPGA
CLK_125_N 1.8 V LVDS BC24
X3 100M_OSC_P 100 MHz LVDS AR36, F23, AG37, AC8 Programmable Oscillator default 100MHz
100M_OSC_N LVDS AR37, G23, AG38, AC7
U53 MV_CLK_50 50 MHz 1.8 V - MAX V System Controller clock
CLK_50 1.8 V AU33 Arria® 10 FPGA reference clock
Level Two Title