Arria® 10 FPGA Development Kit User Guide

ID 683526
Date 5/15/2024
Public
Document Table of Contents

6.10.1.1. DDR3L

The DDR3L x 72 SDRAM (DDR3 Low Voltage)

Figure 38. DDR3 Block Diagram