Visible to Intel only — GUID: tuc1710293703576
Ixiasoft
1. Agilex™ 5 Clocking and PLL Overview
2. Agilex™ 5 Clocking and PLL Architecture and Features
3. Agilex™ 5 Clocking and PLL Design Considerations
4. Clock Control Intel® FPGA IP Core
5. IOPLL Intel® FPGA IP Core
6. I/O PLL Reconfiguration
7. Document Revision History for the Clocking and PLL User Guide: Agilex™ 5 FPGAs and SoCs
2.2.1. PLL Features
2.2.2. PLL Usage
2.2.3. PLL Locations
2.2.4. PLL Architecture
2.2.5. PLL Control Signals
2.2.6. PLL Feedback Modes
2.2.7. Clock Multiplication and Division
2.2.8. Programmable Phase Shift
2.2.9. Programmable Duty Cycle
2.2.10. PLL Cascading
2.2.11. PLL Input Clock Switchover
2.2.12. PLL Reconfiguration and Dynamic Phase Shift
2.2.13. PLL Calibration
3.1. Guidelines: Clock Switchover
3.2. Guidelines: Timing Closure
3.3. Guidelines: Resetting the PLL
3.4. Guidelines: Configuration Constraints
3.5. Clocking Constraints
3.6. IP Core Constraints
3.7. Guideline: Achieving 5% Duty Cycle for fOUT_EXT ≥ 300 MHz Using tx_outclk Port from LVDS SERDES Intel® FPGA IP
6.1. Release Information for EMIF Calibration IP
6.2. Implementing HSIO I/O PLL Reconfiguration using EMIF Calibration IP
6.3. Implementing HVIO I/O PLL Reconfiguration
6.4. Reconfiguration Guideline for I/O PLLs
6.5. Axilite Interface Ports in the EMIF Calibration IP
6.6. Address Bus and Data Bus Settings
Visible to Intel only — GUID: tuc1710293703576
Ixiasoft
2.2.1. PLL Features
Feature | I/O Bank I/O PLL 3 | Fabric-Feeding I/O PLL3 |
---|---|---|
Integer PLL | Yes | Yes |
Number of C output counter | 4 | 7 or 24 |
M counter divide factor range | 4 to 320 | 4 to 320 |
N counter divide factor range | 1 to 110 | 1 to 110 |
C counter divide factor range | 1 to 510 | 1 to 510 |
Dedicated external clock outputs 5 | Yes | — |
Dedicated clock input pins6 7 | Yes | Yes |
External feedback input pin | Yes | — |
Source synchronous compensation 8 | Yes | Yes |
Direct compensation | Yes | Yes |
Normal compensation 9 | Yes | Yes |
Zero-delay buffer compensation | Yes | — |
External feedback compensation | Yes | — |
LVDS compensation | Yes | — |
Voltage-controlled oscillator (VCO) output drives the DPA clock | Yes | — |
Phase shift resolution 10 | 39.0625 ps | 39.0625 ps |
Programmable duty cycle | Yes | Yes |
Power down mode | Yes | Yes |
Bandwidth setting11 | — | — |
Spread-spectrum input clock tracking 12 | Yes | Yes |
Spread-Spectrum Clocking Parameter | Setting |
---|---|
Modulation frequency | 200 kHz |
Center or down spread | Down spread |
Frequency deviation | ±1% |
Modulation profile | Triangle |
3 I/O PLL Type is determined by the Quartus® Prime software automatically, based on the assigned location of the I/O PLL in Assignment Editor.
4 The fabric-feeding PLLs located within HVIO bank 6E, 6F, 6G ,6H only feature two output counters.
5 For dedicated external clock outputs, you must enable access to external clock output port through IOPLL Intel® FPGA IP core. There are 2 dedicated external clock output available for each I/O bank I/O PLL. I/O PLL only supports True Differential Signaling I/O Standard for dedicated external clock outputs.
6 I/O PLL only supports True Differential Signaling I/O Standard for dedicated clock input pins.
7 The PLL's dedicated refclk pin supports different IO standards depending on where the PLL was placed. While you use the HVIO, ensure to set the I/O Standard of the pin to HVIO I/O Standard.
8 Non-dedicated feedback path option is available for this compensation mode. The fabric-feeding PLL located within HVIO bank 6E, 6F/6G, and 6H does not support the compensation mode.
9 Non-dedicated feedback path option is also available for normal compensation. The fabric-feeding PLL located within HVIO bank 6E, 6F/6G, and 6H does not support the compensation mode.
10 The smallest phase shift is determined by the VCO period divided by eight. For degree increments, the Agilex™ 5 device can shift all output frequencies in increments of at least 45°. Smaller degree increments are possible depending on the frequency and divide parameters.
11 Bandwidth setting is selected by the Quartus® Prime software automatically depending on the M counter value.
12 Provided that input clock jitter is within the input jitter tolerance specifications. Altera recommends that the spread-spectrum support profile is down spread, ±0.5% and Fmod = 200 kHz.