F-Tile 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP User Guide

ID 720989
Date 2/23/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3. Switching Operation Speed

Table 11.  Operating Speed Switching Methodology
PHY Configuration Speed Switch Methodology
10M/100M/1G/2.5G/5G/10G (USXGMII) Auto-speed switching via USXGMII Auto-Negotiation or manual speed switching via CSR available inside the PHY.
Table 12.  Supported Operating Speed
PHY Configuration Features 10M 100M 1G 2.5G 5G 10G
10M/100M/1G/2.5G/5G/10G (USXGMII) Protocol 10GBASE-R

1000x data replication

10GBASE-R

100x data replication

10GBASE-R

10x data replication

10GBASE-R

4x data replication

10GBASE-R

2x data replication

10GBASE-R

No data replication

Transceiver Data Rate1 10.3125 Gbps 10.3125 Gbps 10.3125 Gbps 10.3125 Gbps 10.3125 Gbps 10.3125 Gbps
MAC Interface 32-bit XGMII @ 312.5 MHz 32-bit XGMII @ 312.5 MHz 32-bit XGMII @ 312.5 MHz 32-bit XGMII @ 312.5 MHz 32-bit XGMII @ 312.5 MHz 32-bit XGMII @ 312.5 MHz
1 With oversampling for lower data rates.