Visible to Intel only — GUID: rsd1642056259085
Ixiasoft
1. About the F-Tile 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP User Guide
2. 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
A. Document Revision History for the F-Tile 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Specifying the IP Core Parameters and Options
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IP Cores
3.6. Upgrading the 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Core
3.7. Integrating Your IP Core in Your Design
Visible to Intel only — GUID: rsd1642056259085
Ixiasoft
4.1.2. Reset
You can connect the reset, tx_digitalreset, and rx_digitalreset signals with inverted polarity to the i_rst_n, i_tx_rst_n, and i_rx_rst_n signals respectively.
Refer to Reset Sequence in F-Tile Ethernet Intel FPGA Hard IP User Guide for reset sequence of the i_rst_n, i_tx_rst_n, i_rx_rst_n, and i_reconfig_reset signals.