Visible to Intel only — GUID: jfg1640184516238
Ixiasoft
1. About the F-Tile 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP User Guide
2. 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
A. Document Revision History for the F-Tile 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Specifying the IP Core Parameters and Options
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IP Cores
3.6. Upgrading the 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Core
3.7. Integrating Your IP Core in Your Design
Visible to Intel only — GUID: jfg1640184516238
Ixiasoft
6.3. Serial Interface Signals
Signal Name | Direction | Width | Description |
---|---|---|---|
serial_o_tx_serial | Output | 1 | Transmit serial data lanes. |
serial_o_tx_serial_n | Output | 1 | |
serial_i_rx_serial | Input | 1 | Receive serial data lanes. |
serial_i_rx_serial_n | Input | 1 |