Visible to Intel only — GUID: fwx1642056066886
Ixiasoft
1. About the F-Tile 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP User Guide
2. 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
A. Document Revision History for the F-Tile 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Specifying the IP Core Parameters and Options
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IP Cores
3.6. Upgrading the 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP Core
3.7. Integrating Your IP Core in Your Design
Visible to Intel only — GUID: fwx1642056066886
Ixiasoft
4.1.1. Clocking
Figure 8. Clocking Diagram
The ref_clk signal is the reference clock to the F-tile Reference and System PLL Clocks Intel® FPGA IP which must be connected to the 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP. Intel recommends that you use 156.25 Mhz for ref_clk. Please refer to Table 15 for more details on clock signals.