Visible to Intel only — GUID: ewa1400158357685
Ixiasoft
2.1. Initializing Your Custom Platform
2.2. Removing Unused Hardware
2.3. Integrating Your Custom Platform with the Intel® FPGA SDK for OpenCL™
2.4. Setting up the Software Development Environment
2.5. Building the Software in Your Custom Platform
2.6. Establishing Host Communication
2.7. Connecting the Memory
2.8. Integrating an OpenCL Kernel
2.9. Programming Your FPGA Quickly Using CvP
2.10. Guaranteeing Timing Closure
2.11. Troubleshooting
3.1. Host-FPGA Communication over PCIe
3.2. DDR3 as Global Memory for OpenCL Applications
3.3. QDRII as Heterogeneous Memory for OpenCL Applications
3.4. Host Connection to OpenCL Kernels
3.5. Implementation of UDP Cores as OpenCL Channels
3.6. FPGA System Design
3.7. Guaranteed Timing Closure
3.8. Addition of Timing Constraints
3.9. Connection to the Intel® FPGA SDK for OpenCL™
3.10. FPGA Programming Flow
3.11. Host-to-Device MMD Software Implementation
3.12. OpenCL Utilities Implementation
3.13. Stratix V Network Reference Platform Implementation Considerations
Visible to Intel only — GUID: ewa1400158357685
Ixiasoft
2.4.2. Setting Up the Software Development Environment for Linux
- Ensure that you use a Linux distribution that Intel® supports.
Note: Intel® used the GNU Compiler Collection (GCC) version 4.2.3 to build the software in the Stratix® V Network Reference Platform.
- Modify the <your_custom_platform>/source/Makefile.common file so that TOP_DEST_DIR points to the top-level directory of your Custom Platform.
- To check that you have set up the software environment properly, invoke the make or make clean command.