Visible to Intel only — GUID: ewa1422633142970
Ixiasoft
2.1. Initializing Your Custom Platform
2.2. Removing Unused Hardware
2.3. Integrating Your Custom Platform with the Intel® FPGA SDK for OpenCL™
2.4. Setting up the Software Development Environment
2.5. Building the Software in Your Custom Platform
2.6. Establishing Host Communication
2.7. Connecting the Memory
2.8. Integrating an OpenCL Kernel
2.9. Programming Your FPGA Quickly Using CvP
2.10. Guaranteeing Timing Closure
2.11. Troubleshooting
3.1. Host-FPGA Communication over PCIe
3.2. DDR3 as Global Memory for OpenCL Applications
3.3. QDRII as Heterogeneous Memory for OpenCL Applications
3.4. Host Connection to OpenCL Kernels
3.5. Implementation of UDP Cores as OpenCL Channels
3.6. FPGA System Design
3.7. Guaranteed Timing Closure
3.8. Addition of Timing Constraints
3.9. Connection to the Intel® FPGA SDK for OpenCL™
3.10. FPGA Programming Flow
3.11. Host-to-Device MMD Software Implementation
3.12. OpenCL Utilities Implementation
3.13. Stratix V Network Reference Platform Implementation Considerations
Visible to Intel only — GUID: ewa1422633142970
Ixiasoft
3.10.1.1. Replacing FPGA Core Logic via CvP Programming
To successfully program the FPGA core logic, the Fitter must ensure that all FPGA periphery programming bits remain unchanged. The CvP revision flow expresses this hard constraint to the Fitter. Use the Stratix® V Network Reference Platform CvP revision flow to achieve reliable CvP programming of the core logic.
- Create a base revision. In the Stratix V Network Reference Platform, the base revision is the <path_to_s5_net>/hardware/s5_net/base.qsf file.
- Create a CvP update revision.
This update version is derived from the base revision and includes an imported .personax file. The .personax file is created during a base revision compilation. It includes the root partition imported from the base revision compilation. In s5_net, this CvP update revision is the top.qsf file, which becomes the project revision that the Intel® FPGA SDK for OpenCL™ Offline Compiler compiles by default.
- Create a kernel partition in both base and update revisions (marked as having multiple personas).
- Store the base revision compilation programming file output in the Flash memory as the power-up configuration.
- Use the CvP update revision compilation programming file output for all subsequent FPGA configurations.