Visible to Intel only — GUID: ewa1404935111785
Ixiasoft
2.1. Initializing Your Custom Platform
2.2. Removing Unused Hardware
2.3. Integrating Your Custom Platform with the Intel® FPGA SDK for OpenCL™
2.4. Setting up the Software Development Environment
2.5. Building the Software in Your Custom Platform
2.6. Establishing Host Communication
2.7. Connecting the Memory
2.8. Integrating an OpenCL Kernel
2.9. Programming Your FPGA Quickly Using CvP
2.10. Guaranteeing Timing Closure
2.11. Troubleshooting
3.1. Host-FPGA Communication over PCIe
3.2. DDR3 as Global Memory for OpenCL Applications
3.3. QDRII as Heterogeneous Memory for OpenCL Applications
3.4. Host Connection to OpenCL Kernels
3.5. Implementation of UDP Cores as OpenCL Channels
3.6. FPGA System Design
3.7. Guaranteed Timing Closure
3.8. Addition of Timing Constraints
3.9. Connection to the Intel® FPGA SDK for OpenCL™
3.10. FPGA Programming Flow
3.11. Host-to-Device MMD Software Implementation
3.12. OpenCL Utilities Implementation
3.13. Stratix V Network Reference Platform Implementation Considerations
Visible to Intel only — GUID: ewa1404935111785
Ixiasoft
3.2.1. DDR3 IP Instantiation
The Stratix® V Network Reference Platform uses two DDR3 controllers with UniPHY IP to communicate with the physical memories.
IP Parameter | Configuration Setting |
---|---|
Timing Parameters | As per the computing card's data specifications. |
Phase-locked loop (PLL)/delay-locked loop (DLL) Sharing | s5_net is configured such that both memory controllers can share the same PLL and DLL. |
Avalon® Width Power of 2 | Currently, OpenCL™ does not support non-power-of-2 bus widths. As a result, s5_net uses the option that forces the DDR3 controller to power of 2. Use the additional pins of this x72 core for error checking between the memory controller and the physical module. |
Byte Enable Support | OpenCL™ requires byte-level granularity to all memories; therefore, byte-enable support is necessary in the core. |
Performance | Enabling reordering and a deeper command queue look-ahead depth might provide increased bandwidth for some OpenCL kernels. For a target application, adjust these and other parameters as necessary. |
Debug | Debug is disabled for production. |
After you instantiate the UniPHY IP, you typically need to run the <variation_name>_pin_assignments.tcl Tcl script to add additional constraints to the Intel® Quartus® Prime project. For more information on this process, refer to the Adding Pins and DQ Group Assignments section in Volume 2 of the External Memory Interface Handbook.
Related Information