Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 6/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.6.3. Reset Bridge

The Reset Bridge allows you to use a reset signal in two or more subsystems of your Platform Designer system. You can connect one reset source to local components, and export one or more to other subsystems, as required.

The Reset Bridge parameters are used to describe the incoming reset and include the following options:

  • Active low reset—When turned on, reset is asserted low.
  • Synchronous edges—Specifies the level of synchronization and includes the following options:
    • None—The reset is asserted and deasserted asynchronously. Use this setting if you have internal synchronization circuitry.
    • Both—The reset is asserted and deasserted synchronously.
    • Deassert—The reset is deasserted synchronously, and asserted asynchronously.
  • Number of reset outputs—The number of reset interfaces that are exported.
Note: Platform Designer supports multiple reset sink connections to a single reset source interface. However, there are situations in composed systems where an internally generated reset must be exported from the composed system in addition to being used to connect internal components. In this situation, you must declare one reset output interface as an export, and use another reset output to connect internal components.