Visible to Intel only — GUID: ajv1520633342003
Ixiasoft
1. Introduction
2. Quick Start Guide
3. Block and Interface Descriptions
4. Parameters
5. Designing with the IP Core
6. Registers
7. Design Example and Testbench
8. Document Revision History for Intel® L- and H-tile Avalon® Memory-mapped+ IP for PCI Express* User Guide
A. Avalon-MM IP Variants Comparison
B. Root Port BFM
C. BFM Procedures and Functions
D. Troubleshooting and Observing the Link Status
E. Root Port Enumeration
2.1. Design Components
2.2. Directory Structure
2.3. Generating the Design Example
2.4. Simulating the Design Example
2.5. Compiling the Design Example and Programming the Device
2.6. Installing the Linux Kernel Driver
2.7. Running the Design Example Application
2.8. Ensuring the Design Example Meets Timing Requirements
6.1.1. Register Access Definitions
6.1.2. PCI Configuration Header Registers
6.1.3. PCI Express Capability Structures
6.1.4. Intel Defined VSEC Capability Header
6.1.5. Uncorrectable Internal Error Status Register
6.1.6. Uncorrectable Internal Error Mask Register
6.1.7. Correctable Internal Error Status Register
6.1.8. Correctable Internal Error Mask Register
C.1. ebfm_barwr Procedure
C.2. ebfm_barwr_imm Procedure
C.3. ebfm_barrd_wait Procedure
C.4. ebfm_barrd_nowt Procedure
C.5. ebfm_cfgwr_imm_wait Procedure
C.6. ebfm_cfgwr_imm_nowt Procedure
C.7. ebfm_cfgrd_wait Procedure
C.8. ebfm_cfgrd_nowt Procedure
C.9. BFM Configuration Procedures
C.10. BFM Shared Memory Access Procedures
C.11. BFM Log and Message Procedures
C.12. Verilog HDL Formatting Functions
Visible to Intel only — GUID: ajv1520633342003
Ixiasoft
7.1.3.3. Using the Traffic Generator (BAS Example Design Only)
To use the Traffic Generator, the host software must follow the following steps:
- Allocate a block of memory in PCIe space.
- Program one of the windows in the Address Mapper to point to the block of memory allocated in step 1.
- Set the Traffic Generator’s Write Address register to point to the base of window selected in step 2.
- Set the Traffic Generator’s Write Count to the size of the block of memory allocated in step 1 (or 1MB if the block of memory is larger than 1MB).
- Write to the Traffic Generator’s Write Control register to:
- Set the target_size to the size of the block of memory.
- Set the transfer size to the desired size, e.g. 512 bytes.
- Set the enable bit to start traffic generation.
- Read the Traffic Generator’s Write Count register to check that the desired number of transfers have occurred.