Multi Channel DMA Intel® FPGA IP for PCI Express* Design Example User Guide

Download PDF
ID 683517
Date 7/30/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Introduction 2. Design Example Detailed Description 3. Design Example Quick Start Guide 4. Multi Channel DMA Intel FPGA IP for PCI Express Design Example User Guide Archives 5. Revision History for the Multi Channel DMA Intel FPGA IP for PCI Express Design Example User Guide
1. Introduction x
1.1. Terms and Acronyms 1.2. MCDMA IP Modes
2. Design Example Detailed Description x
2.1. Design Example Overview 2.2. Hardware and Software Requirements 2.3. PIO using MCDMA Bypass Mode 2.4. Avalon-ST Packet Generate/Check 2.5. Avalon-ST Device-side Packet Loopback 2.6. Avalon-MM DMA 2.7. BAM_BAS Traffic Generator and Checker 2.8. External Descriptor Controller
2.1. Design Example Overview x
2.1.1. H-Tile MCDMA IP - Design Examples for Endpoint 2.1.2. P-Tile MCDMA IP - Design Examples for Endpoint 2.1.3. F-Tile MCDMA IP - Design Examples for Endpoint 2.1.4. R-Tile MCDMA IP - Design Examples for Endpoint 2.1.5. Design Example BAR Mappings
2.3. PIO using MCDMA Bypass Mode x
2.3.1. Avalon-ST PIO using MCDMA Bypass Mode 2.3.2. Avalon-MM PIO using MCDMA Bypass Mode
2.3.1. Avalon-ST PIO using MCDMA Bypass Mode x
2.3.1.1. Single-Port Avalon-ST PIO using MCDMA Bypass Mode
2.3.2. Avalon-MM PIO using MCDMA Bypass Mode x
2.3.2.1. Simulation Results 2.3.2.2. Hardware Test Results
2.4. Avalon-ST Packet Generate/Check x
2.4.1. Single-Port Avalon-ST Packet Generate/Check
2.4.1. Single-Port Avalon-ST Packet Generate/Check x
2.4.1.1. Simulation Waveforms 2.4.1.2. Simulation Log 2.4.1.3. Hardware Test Result
2.5. Avalon-ST Device-side Packet Loopback x
2.5.1. Simulation Results 2.5.2. Hardware Test Results
2.6. Avalon-MM DMA x
2.6.1. Simulation Results 2.6.2. Hardware Test Results
2.7. BAM_BAS Traffic Generator and Checker x
2.7.1. BAM_BAS Traffic Generator and Checker Example Design Register Map
2.8. External Descriptor Controller x
2.8.1. Registers 2.8.2. Hardware Test Results
2.8.1. Registers x
2.8.1.1. GCSR Registers (Base address 64’h00000) 2.8.1.2. QCSR Registers(Base address 64’h10000)
3. Design Example Quick Start Guide x
3.1. Design Example Directory Structure 3.2. Generating the Example Design using Quartus® Prime 3.3. Simulating the Design Example 3.4. Compiling the Example Design in Quartus® Prime 3.5. Running the Design Example Application on a Hardware Setup
3.2. Generating the Example Design using Quartus® Prime x
3.2.1. Procedure
3.3. Simulating the Design Example x
3.3.1. Testbench Overview 3.3.2. Supported Simulators 3.3.3. Example Testbench Flow for DMA Test with Avalon-ST Packet Generate/Check Design Example 3.3.4. Run the Simulation Script 3.3.5. Steps to Run the Simulation 3.3.6. View the Results
3.3.5. Steps to Run the Simulation x
3.3.5.1. Steps to Run the Simulation : QuestaSim* / Questa* Intel® FPGA Edition 3.3.5.2. Steps to Run the Simulation : VCS* / VCS* MX 3.3.5.3. Steps to Run the Simulation : Xcelium*
3.5. Running the Design Example Application on a Hardware Setup x
3.5.1. Program the FPGA 3.5.2. Quick Start Guide
3.5.2. Quick Start Guide x
3.5.2.1. Software Test Setup 3.5.2.2. Driver Support 3.5.2.3. MCDMA Custom Driver 3.5.2.4. MCDMA DPDK Poll Mode Driver 3.5.2.5. MCDMA Kernel Mode Network Device Driver
3.5.2.3. MCDMA Custom Driver x
3.5.2.3.1. Prerequisites 3.5.2.3.2. Software Setup 3.5.2.3.3. Run the Reference Example Application 3.5.2.3.4. Testing Bitstream Configuration beyond 256 Channels (for MCDMA Custom Driver) 3.5.2.3.5. External Descriptor Mode Verification
3.5.2.3.1. Prerequisites x
3.5.2.3.1.1. Configuration Changes from BIOS 3.5.2.3.1.2. External Packages 3.5.2.3.1.3. Set the Boot Parameters
3.5.2.3.2. Software Setup x
3.5.2.3.2.1. Installing the Linux Kernel Driver 3.5.2.3.2.2. Build and Install User Space Library 3.5.2.3.2.3. Enabling VFs and Create Guest VM by Using QEMU 3.5.2.3.2.4. Establish Communication Between Host and QEMU
3.5.2.3.3. Run the Reference Example Application x
3.5.2.3.3.1. Meta Data Test 3.5.2.3.3.2. Custom PIO Read Write Test 3.5.2.3.3.3. BAM Test 3.5.2.3.3.4. BAS Test 3.5.2.3.3.5. Packet Gen Test
3.5.2.4. MCDMA DPDK Poll Mode Driver x
3.5.2.4.1. Prerequisites 3.5.2.4.2. Install PMD and Test Application (for CentOS) 3.5.2.4.3. Install PMD and Test Application (for Ubuntu) 3.5.2.4.4. Create VM Environment 3.5.2.4.5. Run the Reference Example Application
3.5.2.4.1. Prerequisites x
3.5.2.4.1.1. Set the Boot Parameters 3.5.2.4.1.2. Configuration Changes from BIOS 3.5.2.4.1.3. Install and Build Testpmd
3.5.2.4.4. Create VM Environment x
3.5.2.4.4.1. Enable VFs 3.5.2.4.4.2. Create Guest VM by using QEMU 3.5.2.4.4.3. Establish Communication Between Host and VM
3.5.2.4.5. Run the Reference Example Application x
3.5.2.4.5.1. Channel ID VF PF Verification 3.5.2.4.5.2. Example of Verifying on an AVMM Design 3.5.2.4.5.3. Testing Bitstream Configuration beyond 256 Channels (for DPDK Poll Mode Driver) 3.5.2.4.5.4. BAM Test 3.5.2.4.5.5. BAS Test
3.5.2.5. MCDMA Kernel Mode Network Device Driver x
3.5.2.5.1. Build and Install Netdev Driver 3.5.2.5.2. Enable VFs if SRIOV is Supported 3.5.2.5.3. Configure the Number of Channels Supported on the Device 3.5.2.5.4. Configure the MTU Value 3.5.2.5.5. Configure the Device Communication 3.5.2.5.6. Configure Transmit Queue Selection Mechanism 3.5.2.5.7. Test Procedure by Using Name Space Environment 3.5.2.5.8. PIO Test
3.5.2.5.6. Configure Transmit Queue Selection Mechanism x
3.5.2.5.6.1. MCDMA Queue Selection 3.5.2.5.6.2. Transmit Packet Steering (XPS) 3.5.2.5.6.3. Default
1. Introduction
2. Design Example Detailed Description
3. Design Example Quick Start Guide
4. Multi Channel DMA Intel FPGA IP for PCI Express Design Example User Guide Archives
5. Revision History for the Multi Channel DMA Intel FPGA IP for PCI Express Design Example User Guide

3.3.2. Supported Simulators

The following tables show supported simulators for MCDMA example designs.
Note: Root Port mode MCDMA IP simulation is supported by VCS simulator only.
Note: For 2x8 Hard IP modes, example design simulation is supported on PCIe0 only.
Note: MCDMA R-Tile PIO using Bypass Mode design example simulation is supported for x16 and x8 topologies. The remaining R-Tile design example simulations are not supported. This feature may be supported in a future release of the Quartus® Prime software.
Note: For x4 (1x4 or 2x4 or 4x4) Hard IP modes, example design simulation is not supported.
Table 35.  Supported Simulators for H-Tile MCDMA IP
Tile Design Example User Mode VCS VCS MX Xcelium QuestaSim* Questa* Intel® FPGA Edition Aldec Riviera Pro
H-Tile PIO using Bypass mode

Multi channel DMA

Bursting Master

BAM+BAS

BAM+MCDMA

BAM+BAS+MCDMA

Yes Yes Yes Yes No No
AVMM DMA

Multi channel DMA

BAM+MCDMA

BAM+BAS+MCDMA

Yes Yes Yes Yes No No
Device-side Packet Loopback

BAM + MCDMA

Multi channel DMA

BAM+BAS+MCDMA

Yes Yes Yes Yes No No
Packet Generate/Check

BAM + MCDMA

Multi channel DMA

BAM+BAS+MCDMA

Yes Yes Yes Yes No No
Traffic Generator/Checker

BAM+BAS

 Yes Yes Yes Yes No No
Note: SR-IOV simulation support is provided only for 1 physical function and its VFs.
Note: SR-IOV is not supported for simulation in BAM+BAS+MCDMA mode.
Table 36.  Supported Simulators for P-Tile MCDMA IP
Tile Design Example User Mode VCS VCS MX Xcelium QuestaSim* Questa* Intel® FPGA Edition Aldec Riviera Pro
P-Tile PIO using Bypass mode

Multi channel DMA

Bursting Master

BAM+BAS

BAM+MCDMA

Data Mover Only

BAM+BAS+MCDMA

Yes Yes No Yes Yes No
AVMM DMA

Multi channel DMA

BAM+MCDMA

BAM+BAS+MCDMA

Yes Yes No No No No
Device-side Packet Loopback

BAM + MCDMA

Multi channel DMA

BAM+BAS+MCDMA

Yes Yes No No No No
Packet Generate/Check

BAM + MCDMA

Multi channel DMA

BAM+BAS+MCDMA

Yes Yes No No No No
Traffic Generator/Checker BAM+BAS Yes Yes No No No No
External Descriptor Controller Data Mover Only Yes Yes No No No No
Note: SR-IOV is not supported in simulation
Table 37.  Supported Simulators for F-Tile MCDMA IP
Tile Design Example User Mode VCS VCS MX Xcelium QuestaSim* Questa* Intel® FPGA Edition Aldec Riviera Pro
F-Tile PIO using Bypass mode

Multi channel DMA

Bursting Master

BAM+BAS

BAM+MCDMA

Data Mover Only

BAM+BAS+MCDMA

Yes Yes No No No No
AVMM DMA

Multi channel DMA

BAM+MCDMA

BAM+BAS+MCDMA

Yes Yes No No No No
Device-side Packet Loopback

BAM + MCDMA

Multi channel DMA

BAM+BAS+MCDMA

Yes Yes No No No No
Packet Generate/Check

BAM + MCDMA

Multi channel DMA

BAM+BAS+MCDMA

Yes Yes No No No No
Traffic Generator/Checker BAM_BAS Yes Yes No No No No
External Descriptor Controller Data Mover Only Yes Yes No No No No
Note: SR-IOV is not supported in simulation
Note: MCDMA F-Tile 1x4 design example does not support simulation.
Note: F-Tile MCDMA supports PIPE mode simulations.
Table 38.  Supported Simulators for R-Tile MCDMA IP
Tile Design Example User Mode VCS VCS MX Xcelium QuestaSim* Questa* Intel® FPGA Edition Aldec Riviera Pro
R-Tile PIO using Bypass mode

Multi channel DMA

Bursting Master

BAM+BAS

BAM+MCDMA

BAM + BAS + MCDMA

Data Mover Only

 Yes Yes No Yes Yes No
AVMM DMA

Multi channel DMA

BAM+MCDMA

BAM + BAS + MCDMA

 No No No No No No
Device-side Packet Loopback

BAM + MCDMA

BAM + BAS + MCDMA

Multi channel DMA

 No No No No No No
Packet Generate/Check

BAM + MCDMA

BAM + BAS + MCDMA

Multi channel DMA

 No No No No No No
Traffic Generator/Checker BAM+BAS No No No No No No
External Descriptor Controller Data Mover Only No No No No No No
Note: SR-IOV is not supported in simulation
Note: MCDMA R-Tile 4x4 PIO using Bypass Mode design example does not support simulation.
Note: Data Mover Only Mode is not available in R-Tile MCDMA IP x4 topology.
Note: The R-Tile design example does not support PIPE mode simulations.
Level Two Title