Visible to Intel only — GUID: bhc1410499813695
Ixiasoft
Testbench Files
The following table lists the location of the testbench files.
Design Examples | Location |
---|---|
Design example without IEEE 1588v2 | <project directory> /LL_Ethernet_10G_A10_phy_lineside/testbench/<Modelsim or VCS>/testcase<n> |
Design example with IEEE 1588v2 | <project directory> /LL_Ethernet_10G_A10_phy_lineside_1588/testbench/<Modelsim or VCS>/testcase<n> |
The following table describes the files that implement the design example testbench.
File Name | Description |
---|---|
all_modes.mif | Memory initialization file (MIF) used for reconfiguration to change speed. |
avalon_bfm_wrapper.sv | A wrapper for the Avalon BFMs that the avalon_driver.sv file uses. |
avalon_driver.sv | A SystemVerilog HDL driver that uses the BFMs to form the transmit and receive path, and access the Avalon-MM interface. |
avalon_if_params_pkg.sv | A SystemVerilog HDL testbench that contains parameters to configure the BFMs. Because the configuration is specific to the DUT, you must not change the contents of this file. |
avalon_st_eth_packet_monitor.sv | A SystemVerilog HDL testbench that monitors the Avalon-ST transmit and receive interfaces. |
default_test_params_pkg.sv | A SystemVerilog HDL package that contains the default parameter settings of the testbench. |
eth_mac_frame.sv | A SystemVerilog HDL class that defines the Ethernet frames. The avalon_driver.sv file uses this class. |
eth_register_map_params_pkg.sv | A SystemVerilog HDL package that maps addresses to the Avalon-MM control registers. |
ptp_timestamp.sv | A SystemVerilog HDL class that defines the timestamp in the testbench. |
tb_run.tcl | A Tcl script that starts a simulation session in the ModelSim simulation software. |
tb_testcase.sv | A SystemVerilog HDL testbench file that controls the flow of the testbench. |
tb_top_n.sv | The top-level testbench file. This file includes the customized 1G/10GbE MAC, which consists of the device under test (DUT), a client packet generator, and a client packet monitor along with other logic blocks. |
wave.do | A signal tracing macro script that the ModelSim simulation software uses to display testbench signals. |