Visible to Intel only — GUID: bhc1455591276176
Ixiasoft
1.1. JESD204B Design Example Quick Start Guide
1.2. Supported Configurations
1.3. Generic Design Example
1.4. Presets
1.5. Selecting and Generating the Design Example
1.6. Design Example with RTL State Machine Control Unit
1.7. JESD204B Intel® FPGA IP Design Example User Guide Document Archives
1.8. Document Revision History for the JESD204B Intel® FPGA IP Design Example User Guide
Visible to Intel only — GUID: bhc1455591276176
Ixiasoft
1.1.3. Compiling and Simulating the Design
These general steps describe how to compile and run the design example simulation. For specific commands for each design example variant, refer to its respective section.