Stratix® 10 Device Family Pin Connection Guidelines

Download PDF
ID 683028
Date 8/26/2024
Public
Document Table of Contents
Document Table of Contents x
Stratix® 10 Device Family Pin Connection Guidelines
Stratix® 10 Device Family Pin Connection Guidelines x
Stratix® 10 Core Pins Stratix® 10 High Bandwidth Memory (HBM) Pins H-Tile and L-Tile Pins Stratix® 10 E-Tile Pins Stratix® 10 P-Tile Pins Stratix® 10 Hard Processor System (HPS) Pins Power Supply Sharing Guidelines for Stratix® 10 Devices Document Revision History for the Stratix® 10 Device Family Pin Connection Guidelines
Stratix® 10 Core Pins x
Clock and PLL Pins Dedicated Configuration/JTAG Pins Optional/Dual-Purpose Configuration Pins 3 V Compatible I/O Pins 3.3 V I/O Pins Differential I/O Pins External Memory Interface Pins Voltage Sensor Pins Temperature Sensor Pins Reference Pins No Connect and DNU Pins Power Supply Pins Secure Device Manager (SDM) Pins Secure Device Manager (SDM) Optional Signal Pins Notes to Stratix® 10 Core Pins
Stratix® 10 High Bandwidth Memory (HBM) Pins x
UIB and eSRAM Pins Stratix® 10 HBM Power Supply Pins Notes to Stratix® 10 HBM Pins
H-Tile and L-Tile Pins x
H-Tile and L-Tile Pins
Stratix® 10 E-Tile Pins x
Stratix® 10 E-Tile Pins Notes to Stratix® 10 E-Tile Pins
Stratix® 10 P-Tile Pins x
Stratix® 10 P-Tile Power Supply Pins Stratix® 10 P-Tile Transceiver Pins
Stratix® 10 Hard Processor System (HPS) Pins x
HPS Supply Pins HPS Oscillator Clock Input Pin HPS JTAG Pins HPS GPIO Pins HPS SDMMC Pins HPS NAND Pins HPS USB Pins HPS EMAC Pins HPS I2C_EMAC and MDIO Pins HPS I2C Pins HPS SPI Pins HPS UART Pins HPS Trace Pins Notes to Stratix® 10 HPS Pins
Power Supply Sharing Guidelines for Stratix® 10 Devices x
Example 1— Stratix® 10 GX Example 2— Stratix® 10 GX Example 3— Stratix® 10 GX (only for the HF35 Package) Example 4— Stratix® 10 GX (only for the HF35 Package) Example 5— Stratix® 10 SX (–1V, –2V, and –3V parts) Example 6— Stratix® 10 SX (–2L and –3X parts) Example 7— Stratix® 10 SX (–1V, –2V, and –3V parts) Example 8— Stratix® 10 SX (–2L and –3X parts) Example 9— Stratix® 10 SX (–1V, –2V, and –3V parts) (only for the HF35 Package) Example 10— Stratix® 10 SX (–2L and –3X parts) (only for the HF35 Package) Example 11— Stratix® 10 SX (–1V, –2V, and –3V parts) (only for the HF35 Package) Example 12— Stratix® 10 SX (–2L and –3X parts) (only for the HF35 Package) Example 13— Stratix® 10 MX (–1V, –2V, and –3V parts) Example 14— Stratix® 10 MX (–1V, –2V, and –3V parts) Example 15— Stratix® 10 MX (E-Tile) Example 16— Stratix® 10 TX (–1V, –2V, and –3V parts) Example 17— Stratix® 10 TX (–2L and –3X parts) Example 18— Stratix® 10 DX (–1V, –2V, and –3V parts) Example 19— Stratix® 10 GX 10M Example 20— Stratix® 10 GX 10M
Stratix® 10 Device Family Pin Connection Guidelines

HPS Supply Pins

Note: Altera recommends that you create a Quartus® Prime design, enter your device I/O assignments, and compile the design. The Quartus® Prime software checks your pin connections according to I/O assignment and placement rules. The rules differ from one device to another based on device density, package, I/O assignments, voltage assignments, and other factors that are not fully described in this document or the device user guides.
Table 22.  HPS Supply Pins
Pin Name Pin Functions Pin Description Connection Guidelines
VCCL_HPS Power VCCL_HPS supplies power to the HPS core.

The VCCL_HPS power supply voltage could vary from 0.8 V to 0.94 V for –1V, –2V, or –3V devices with the SmartVID feature depending on the SmartVID setting in the device. When using –2L or –3X devices, you must connect to either 0.9 V or 0.94 V supply. If you are using 0.9 V supply, VCCL_HPS can be connected to VCCERAM.

VCCL_HPS can be shared with VCC and VCCP if they are at the same voltage level only when using –1V, –2V, or –3V devices (with the SmartVID feature). VCCL_HPS cannot be shared with VCC and VCCP when using –2L or –3X devices. VCCL_HPS always needs to be equal to VCCPLLDIG_HPS.

Use the Stratix® 10 Early Power Estimator (EPE) or Power Thermal Calculator (PTC), and the Quartus® Prime Power Analyzer to determine the current requirements for VCCL_HPS and other power supplies.

Decoupling for these pins depends on the design decoupling requirements of the specific board.

See Notes 2, 3, 4, and 6 in Notes to Stratix® 10 HPS Pins.

If you do not intend to utilize the HPS in the Stratix® 10 SX device, you must still provide power to the HPS power supply. Do not leave VCCL_HPS floating or connected to GND.

VCCIO_HPS Power The HPS dedicated I/Os support 1.8V voltage level.

Connect these pins to 1.8 V power supply. If these pins have the same voltage requirement as VCCIO and VCCIO_SDM, you have the option to source the VCCIO_HPS pins from the same regulator as VCCIO and VCCIO_SDM.

Decoupling for these pins depends on the design decoupling requirements of the specific board.

See Notes 2, 3, 4, and 8 in Notes to Stratix® 10 HPS Pins.

If you do not intend to utilize the HPS in the Stratix® 10 SX device, you must still provide power to the HPS power supply. Do not leave VCCIO_HPS floating or connected to GND.

VCCPLL_HPS Power VCCPLL_HPS supplies analog power to the HPS PLLs.

Connect these pins to a 1.8 V low noise power supply through a proper isolation filter. You have the option to share VCCPLL_HPS with the same regulator as VCCPT when all power rails require 1.8 V but only with a proper isolation filter.

Decoupling for these pins depends on the design decoupling requirements of the specific board.

See Notes 2, 3, 4, and 7 in Notes to Stratix® 10 HPS Pins.

If you do not intend to utilize the HPS in the Stratix® 10 SX device, you must still provide power to the HPS power supply. Do not leave VCCPLL_HPS floating or connected to GND.

VCCPLLDIG_HPS Power Digital power supply of the PLL in HPS.

Connect this to the VCCL_HPS with proper isolation filtering.

For more information about isolation filters, refer to AN 583: Designing Power Isolation Filters with Ferrite Beads for Altera® FPGAs .

If you do not intend to utilize the HPS in the Stratix® 10 SX device, you must still provide power to the HPS power supply. Do not leave VCCPLLDIG_HPS floating or connected to GND.

You can use the HPS Component in the Platform Designer to assign the HPS Dedicated I/Os to various HPS Peripherals and one hps_osc_clk input. The handoff files generated by the Platform Designer during the Quartus® Prime compilation will set the pin mux registers (pin0sel through pin47sel) and the HPS Oscillator Clock register (hps_osc_clk) to their respective HPS pin functions.

For more information about the valid combinations of the HPS I/O assignments, refer to the Hard Processor System Pin Information for Stratix® 10 Devices .

Related Information
Level Two Title