Visible to Intel only — GUID: orb1513072034897
Ixiasoft
Stratix® 10 Core Pins
Stratix® 10 High Bandwidth Memory (HBM) Pins
H-Tile and L-Tile Pins
Stratix® 10 E-Tile Pins
Stratix® 10 P-Tile Pins
Stratix® 10 Hard Processor System (HPS) Pins
Power Supply Sharing Guidelines for Stratix® 10 Devices
Document Revision History for the Stratix® 10 Device Family Pin Connection Guidelines
Clock and PLL Pins
Dedicated Configuration/JTAG Pins
Optional/Dual-Purpose Configuration Pins
3 V Compatible I/O Pins
3.3 V I/O Pins
Differential I/O Pins
External Memory Interface Pins
Voltage Sensor Pins
Temperature Sensor Pins
Reference Pins
No Connect and DNU Pins
Power Supply Pins
Secure Device Manager (SDM) Pins
Secure Device Manager (SDM) Optional Signal Pins
Notes to Stratix® 10 Core Pins
Example 1— Stratix® 10 GX
Example 2— Stratix® 10 GX
Example 3— Stratix® 10 GX (only for the HF35 Package)
Example 4— Stratix® 10 GX (only for the HF35 Package)
Example 5— Stratix® 10 SX (–1V, –2V, and –3V parts)
Example 6— Stratix® 10 SX (–2L and –3X parts)
Example 7— Stratix® 10 SX (–1V, –2V, and –3V parts)
Example 8— Stratix® 10 SX (–2L and –3X parts)
Example 9— Stratix® 10 SX (–1V, –2V, and –3V parts) (only for the HF35 Package)
Example 10— Stratix® 10 SX (–2L and –3X parts) (only for the HF35 Package)
Example 11— Stratix® 10 SX (–1V, –2V, and –3V parts) (only for the HF35 Package)
Example 12— Stratix® 10 SX (–2L and –3X parts) (only for the HF35 Package)
Example 13— Stratix® 10 MX (–1V, –2V, and –3V parts)
Example 14— Stratix® 10 MX (–1V, –2V, and –3V parts)
Example 15— Stratix® 10 MX (E-Tile)
Example 16— Stratix® 10 TX (–1V, –2V, and –3V parts)
Example 17— Stratix® 10 TX (–2L and –3X parts)
Example 18— Stratix® 10 DX (–1V, –2V, and –3V parts)
Example 19— Stratix® 10 GX 10M
Example 20— Stratix® 10 GX 10M
Visible to Intel only — GUID: orb1513072034897
Ixiasoft
Stratix® 10 HBM Power Supply Pins
Note: Altera recommends that you create a Quartus® Prime design, enter your device I/O assignments, and compile the design. The Quartus® Prime software checks your pin connections according to I/O assignment and placement rules. The rules differ from one device to another based on device density, package, I/O assignments, voltage assignments, and other factors that are not fully described in this document or the device user guides.
Pin Name | Pin Functions | Pin Description | Connection Guidelines |
---|---|---|---|
VCCM_WORD_[BL,TL] | Power | Power supply for the embedded HBM2 memory. | Connect these pins to a 2.5 V power supply. |
VCCIO_UIB_[BL,TL] | Power | Power supply for the Universal Interface Bus between the core and embedded HBM2 memory. | Connect these pins to a 1.2 V power supply. |